-
621
-
622
Pel reconstruction on FPGA-augmented TriMedia.
Published in IEEE Transactions on VLSI systemsArticle -
623
-
624
-
625
-
626
-
627
Design-for-testability for embedded delay-locked loops.
Published in IEEE Transactions on VLSI systemsArticle -
628
-
629
-
630