-
181
Area-efficient high-throughput MAP decoder architectures.
I publikationen IEEE Transactions on VLSI systemsArtikel -
182
-
183
-
184
-
185
-
186
Design of a 3-D fully depleted SOI computational RAM.
I publikationen IEEE Transactions on VLSI systemsArtikel -
187
-
188


