Bilaketaren emaitzak - "Network-on-chip."
-
1
Test pattern generation and partial-scan methodology for an asynchronous SoC interconnect.
Argitaratua izan da IEEE Transactions on VLSI systemsArtikulua -
2
Managing power consumption in networks on chips.
Argitaratua izan da IEEE Transactions on VLSI systemsArtikulua