Erakusten 1 - 1 emaitzak -- 1 bilaketa honetara '"Minimal clock period."', Bilaketaren denbora: 0,01s Findu emaitzak
  1. 1

    Reducing dynamic power consumption in synchronous sequential digital designs using retiming and supply voltage scaling. nork Chabini, N.

    Argitaratua izan da IEEE Transactions on VLSI systems
    Artikulua

    Reducing dynamic power consumption in synchronous sequential digital designs using retiming and supply voltage scaling.

Bilaketa egiteko lanabesak: