-
1
-
2
-
3
-
4
High-speed VLSI architectures for the AES algorithm.
Published in IEEE Transactions on VLSI systemsArticle -
5
-
6