Search Results - "Latency reduction."

Select result number 1
1

Parallel interleaver design and VLSI architecture for low-latency MAP turbo decoders. by Dobkin, R.

Published in IEEE Transactions on VLSI systems

Call Number: Loading…
Located: Loading…

Article Loading…

Add to Book Bag Remove from Book Bag
Standalone Record
Select result number 2
2

An 8-Gb by Casper, B.

Published in IEEE Journal of solid state circuits

Call Number: Loading…
Located: Loading…

Article Loading…

Add to Book Bag Remove from Book Bag
Standalone Record

TUKLAS: UP Libraries' Resource Discovery Tool
Copyright © 2020-. The University Library, University of the Philippines Diliman