検索結果 - "Interconnect-sensitive synthesis."

Efficient metrics and high-level synthesis for dynamically reconfigurable logic. 著者: Meribout, M.