3,571 - 3,580 toradh á dtaispeáint as 3,822 toradh san iomlán ar an gcuardach '"Integrity"', am iarratais: 0.03s Beachtaigh na torthaí
  1. 3571

    An AI-calibrated IF filter a yield enhancement method with area and power dissipation reductions. de réir Murakawa, M.

    Alt

    An AI-calibrated IF filter a yield enhancement method with area and power dissipation reductions.
  2. 3572

    MOS varactors with n- and p-type gates and their influence on an LC-VCO in digital CMOS. de réir Maget, J.

    Alt

    MOS varactors with n- and p-type gates and their influence on an LC-VCO in digital CMOS.
  3. 3573

    Capacity management and routing policies for voice over IP traffic. de réir Mishra, P.P

    Alt

    Capacity management and routing policies for voice over IP traffic.
  4. 3574

    A low-jitter mutual-correlated pulsewidth control loop circuit. de réir Wei-Ming Lin

    Alt

    A low-jitter mutual-correlated pulsewidth control loop circuit.
  5. 3575

    Design and analysis of DC-to-14-GHz and 22-GHz CMOS cascode. de réir Ren-Chieh Liu

    Alt

    Design and analysis of DC-to-14-GHz and 22-GHz CMOS cascode.
  6. 3576

    Pulsed current-mode signaling for nearly speed-of-light intrachip communication. de réir Jose, A.P

    Alt

    Pulsed current-mode signaling for nearly speed-of-light intrachip communication.
  7. 3577

    A 512-mb DDR3 SDRAM prototype with CIO minimization and self-calibration techniques. de réir Churoo Park

    Alt

    A 512-mb DDR3 SDRAM prototype with CIO minimization and self-calibration techniques.
  8. 3578

    A sensitivity and linearity improvement of a 100-dB dynamic range CMOS image sensor using a lateral overflow integration capacitor. de réir Akahane, N.

    Alt

    A sensitivity and linearity improvement of a 100-dB dynamic range CMOS image sensor using a lateral overflow integration capacitor.
  9. 3579

    High Voltage Tolerant Linear Regulator With Fast Digital Control for Biasing of Integrated DC-DC Converters. de réir Hazucha, P.

    Alt

    High Voltage Tolerant Linear Regulator With Fast Digital Control for Biasing of Integrated DC-DC Converters.
  10. 3580

    A 1 Tb de réir Miura, N.

    Alt

    A 1 Tb

Uirlisí cuardaigh: