Résultats de la recherche - "High-level synthesis."

  • Résultat(s) 1 - 6 résultats de 6
Affiner les résultats
  1. 1

    Unification of scheduling, binding, and retiming to reduce power consumption under timings and resources constraints. par Chabini, N.

    Article


    Image de couverture de livre
  2. 2

    Efficient metrics and high-level synthesis for dynamically reconfigurable logic. par Meribout, M.

    Article


    Image de couverture de livre
  3. 3

    Algorithm level recomputing using allocation diversity a register transfer level approach to time redundancy-based concurrent error detection. par Kaijie Wu

    Article


    Image de couverture de livre
  4. 4

    Automatic test pattern generation for functional register-transfer level circuits using assignment decision diagrams. par Ghosh, I.

    Article


    Image de couverture de livre
  5. 5

    Memory binding for performance optimization of control-flow intensive behavioral descriptions. par Khouri, K.S

    Article


    Image de couverture de livre
  6. 6

    Overview of a compiler for synthesizing MATLAB programs onto FPGAs. par Banerjee, P.

    Article


    Image de couverture de livre

Outils de recherche: