-
111
-
112
-
113
-
114
-
115
High-speed VLSI architectures for the AES algorithm.
Published in IEEE Transactions on VLSI systemsArticle -
116
-
117
-
118
-
119
-
120