-
91
-
92
-
93
Pel reconstruction on FPGA-augmented TriMedia.
Published in IEEE Transactions on VLSI systemsArticle -
94
-
95
-
96
-
97
-
98
Design-for-testability for embedded delay-locked loops.
Published in IEEE Transactions on VLSI systemsArticle