-
11
-
12
-
13
-
14
High-speed VLSI architectures for the AES algorithm.
Published in IEEE Transactions on VLSI systemsArticle -
15
-
16
-
17
-
18
-
19
-
20