-
501
-
502
-
503
-
504
-
505
-
506
-
507
-
508
-
509
Modeling subthreshold SOI logic for static timing analysis.
Pubblicato in IEEE Transactions on VLSI systemsArticolo -
510