-
21
Languages, design methods, and tools for electronic system design selected contributions from FDL 2014
Foilsithe / Cruthaithe 2016Available for University of the Philippines System via SpringerLink. Click here to access
Also available remotely for University of the Philippines System via SpringerLink. Click here to access thru EZproxy
Electronic Resource -
22
Languages, design methods, and tools for electronic system design selected contributions from FDL 2015
Foilsithe / Cruthaithe 2016Available for University of the Philippines System via SpringerLink. Click here to access
Also available remotely for University of the Philippines System via SpringerLink. Click here to access thru EZproxy
Electronic Resource -
23
SystemVerilog assertions and functional coverage guide to language, methodology and applications
Foilsithe / Cruthaithe 2016Available for University of the Philippines System via SpringerLink. Click here to access
Also available remotely for University of the Philippines System via SpringerLink. Click here to access thru EZproxy
Electronic Resource -
24
-
25
Languages, design methods, and tools for electronic system design selected contributions from FDL 2013
Foilsithe / Cruthaithe 2015Available for University of the Philippines System via SpringerLink. Click here to access
Also available remotely for University of the Philippines System via SpringerLink. Click here to access thru EZproxy
Electronic Resource -
26
-
27
Architectures for computer vision from algorithm to chip with Verilog
Foilsithe / Cruthaithe 2014Available for University of the Philippines Diliman via Wiley Online Library. Click here to access
Also available remotely for University of the Philippines Diliman via Wiley Online Library. Click here to access thru EZproxy
Electronic Resource -
28
-
29
Finite state machines in hardware theory and design (with VHDL and SystemVerilog)
Foilsithe / Cruthaithe 2013Click here to access thru EZproxy
Click here to access
Electronic Resource -
30
Finite state machines in hardware theory and design (with VHDL and SystemVerilog)
Foilsithe / Cruthaithe 2013Available for University of the Philippines Diliman via MIT Press Direct. Click here to access
Also available remotely for University of the Philippines Diliman via MIT Press Direct. Click here to access thru EZproxy
Electronic Resource