-
11
Modeling subthreshold SOI logic for static timing analysis.
Julkaisussa IEEE Transactions on VLSI systemsArtikkeli -
12
-
13
-
14
-
15
-
16
-
17
-
18
-
19