Εμφανίζονται 41 - 50 Αποτελέσματα από 57 για την αναζήτηση '"CMOS process."', χρόνος αναζήτησης: 0,13δλ Περιορισμός αποτελεσμάτων
  1. 41

    High Voltage Tolerant Linear Regulator With Fast Digital Control for Biasing of Integrated DC-DC Converters. ανά Hazucha, P.

    Τόπος έκδοσης IEEE Journal of solid state circuits
    Άρθρο

    High Voltage Tolerant Linear Regulator With Fast Digital Control for Biasing of Integrated DC-DC Converters.
  2. 42

    A Low-Power Integrated Circuit for a Wireless 100-Electrode Neural Recording System. ανά Harrison, R. R.

    Τόπος έκδοσης IEEE Journal of solid state circuits
    Άρθρο

    A Low-Power Integrated Circuit for a Wireless 100-Electrode Neural Recording System.
  3. 43

    All Digital Spread Spectrum Clock Generator for EMI Reduction. ανά Damphousse, S.

    Τόπος έκδοσης IEEE Journal of solid state circuits
    Άρθρο

    All Digital Spread Spectrum Clock Generator for EMI Reduction.
  4. 44

    A 256-Kb Dual-VCC SRAM Building Block in 65-nm CMOS Process With Actively Clamped Sleep Transistor. ανά Khellah, M.

    Τόπος έκδοσης IEEE Journal of solid state circuits
    Άρθρο

    A 256-Kb Dual-VCC SRAM Building Block in 65-nm CMOS Process With Actively Clamped Sleep Transistor.
  5. 45

    The High-k Solution. ανά Bohr, M.T

    Τόπος έκδοσης IEEE spectrum
    Άρθρο

    The High-k Solution.
  6. 46

    A review of 0.18-μm full adder performances for tree structured arithmetic circuits. ανά Chip-Hong Chang

    Τόπος έκδοσης IEEE Transactions on VLSI systems
    Άρθρο

    A review of 0.18-μm full adder performances for tree structured arithmetic circuits.
  7. 47

    A novel yield optimization technique for digital CMOS circuits design by means of process parameters run-time estimation and body bias active control. ανά Olivieri, M.

    Τόπος έκδοσης IEEE Transactions on VLSI systems
    Άρθρο

    A novel yield optimization technique for digital CMOS circuits design by means of process parameters run-time estimation and body bias active control.
  8. 48

    On the impact of on-chip inductance on signal nets under the influence of power grid noise. ανά Chen, T.

    Τόπος έκδοσης IEEE Transactions on VLSI systems
    Άρθρο

    On the impact of on-chip inductance on signal nets under the influence of power grid noise.
  9. 49

    A temperature-insensitive self-recharging circuitry used in DRAMs. ανά Chua-Chin Wang

    Τόπος έκδοσης IEEE Transactions on VLSI systems
    Άρθρο

    A temperature-insensitive self-recharging circuitry used in DRAMs.
  10. 50

    A multicarrier QAM modulator for WCDMA base-station with on-chip D ανά Kosunen, M.

    Τόπος έκδοσης IEEE Transactions on VLSI systems
    Άρθρο

    A multicarrier QAM modulator for WCDMA base-station with on-chip D

Εργαλεία αναζήτησης: