Đang hiển thị 1 - 4 kết quả của 4 cho tìm kiếm '"CMOS standard cell."', thời gian truy vấn: 0.02s Tinh chỉnh kết quả
  1. 1

    Area-efficient high-throughput MAP decoder architectures. Bằng Seok-Jun Lee

    Bài viết

    Area-efficient high-throughput MAP decoder architectures.
  2. 2

    Design and performance testing of a 2.29-GB Bằng Verbauwhede, I.

    Bài viết

    Design and performance testing of a 2.29-GB
  3. 3

    A 10-Gbps full-AES crypto design with a twisted BDD S-Box architecture. Bằng Morioka, S.

    Bài viết

    A 10-Gbps full-AES crypto design with a twisted BDD S-Box architecture.
  4. 4

    High-performance VLSI architecture of adaptive decision feedback equalizer based on predictive parallel branch slicer (PPBS) scheme. Bằng Meng-Da Yang

    Bài viết

    High-performance VLSI architecture of adaptive decision feedback equalizer based on predictive parallel branch slicer (PPBS) scheme.

Công cụ tìm kiếm: