-
1
Modeling subthreshold SOI logic for static timing analysis.
I publikationen IEEE Transactions on VLSI systemsArtikel -
2
-
3
-
4
A novel high-speed sense-amplifier-based flip-flop.
I publikationen IEEE Transactions on VLSI systemsArtikel