Showing
1 - 6
results of
6
for search '
"Design parameters."
'
Skip to content
UPFind
Košarica:
0
knjige/članki ZADETKI
(Polno)
Jezik
English
Deutsch
Español
Français
Italiano
日本語
Nederlands
Português
Português (Brasil)
中文(简体)
中文(繁體)
Türkçe
עברית
Gaeilge
Cymraeg
Ελληνικά
Català
Euskara
Русский
Čeština
Suomi
Svenska
polski
Dansk
slovenščina
اللغة العربية
বাংলা
Galego
Tiếng Việt
Hrvatski
हिंदी
Vsa polja
Naslov
Avtor
Tema
Signatura
ISBN/ISSN
Išči
Napredno
Rezultati - "Design parameters."
Showing
1 - 6
results of
6
for search '
"Design parameters."
'
, čas poizvedbe: 0.02s
Refine Results
Razvrsti
Po pomembnosti
Newest to Oldest
Oldest to Newest
PO AvtorJU
PO Naslovu
Select Page
Email
Izvozi
Natisni
Dodaj v košarico
Select result number 1
1
An introduction to optical burst switching.
od
Battestilli, T.
izdano v
IEEE Communications magazine
Signatura:
loading...
Nahaja se:
loading...
Article
loading...
Dodaj v košarico
Odstrani iz košarice
Select result number 2
2
Optimization-based congestion control for multicast communications.
od
Shapiro, J.K
izdano v
IEEE Communications magazine
Signatura:
loading...
Nahaja se:
loading...
Article
loading...
Dodaj v košarico
Odstrani iz košarice
Select result number 3
3
An offset compensation technique for latch type sense amplifiers in high-speed low-power SRAMs.
od
Singh, R.
izdano v
IEEE Transactions on VLSI systems
Signatura:
loading...
Nahaja se:
loading...
Article
loading...
Dodaj v košarico
Odstrani iz košarice
Select result number 4
4
Static task-scheduling algorithms for battery-powered DVS systems.
od
Chowdhury, P.
izdano v
IEEE Transactions on VLSI systems
Signatura:
loading...
Nahaja se:
loading...
Article
loading...
Dodaj v košarico
Odstrani iz košarice
Select result number 5
5
Multidimensional signal space partitioning using a minimal set of hyperplanes for detecting ISI-corrupted symbols.
od
Younggyun Kim
izdano v
IEEE Transactions on communications
Signatura:
loading...
Nahaja se:
loading...
Article
loading...
Dodaj v košarico
Odstrani iz košarice
Select result number 6
6
Timing constraints for domino logic gates with timing-dependent keepers.
od
Seong-Ook Jung
izdano v
IEEE Transactions on computer-aided design of integrated circuits and systems
Signatura:
loading...
Nahaja se:
loading...
Article
loading...
Dodaj v košarico
Odstrani iz košarice
Select Page
Email
Izvozi
Natisni
Dodaj v košarico
Iskalna orodja:
Pošljite iskanje po emailu
Nazaj
Refine Results
Page will reload when a filter is selected or excluded.
DATABASE
Union Catalog (Buklod)
6 results
6
AUTHOR
Battestilli, T.
1 results
1
Chowdhury, P.
1 results
1
Seong-Ook Jung
1 results
1
Shapiro, J.K
1 results
1
Singh, R.
1 results
1
Younggyun Kim
1 results
1
RESOURCE TYPE
Article
6 results
6
LANGUAGE
English
6 results
6
TUKLAS
: UP Libraries' Resource Discovery Tool
Copyright © 2020-2021. The University Library, University of the Philippines Diliman