-
1
Modeling subthreshold SOI logic for static timing analysis.
Опубликовано в: IEEE Transactions on VLSI systemsСтатья -
2
-
3
-
4
A novel high-speed sense-amplifier-based flip-flop.
Опубликовано в: IEEE Transactions on VLSI systemsСтатья