Nonlinear data reconciliation with gross error detection and identification for steady-state and dynamic processes door Pilario, Karl Ezra S.

Abstract

Kinematic transformations for planar multi-directional pseudodynamic testing. door Mercan, Oya

Complement block coding for reduction in peak-to-average power ratio of OFDM signals. door Tao Jiang

Context- and path-sensitive memory leak detection. door Xie, Yichen

Concurrent error detection schemes for fault-based side-channel cryptanalysis of symmetric block ciphers. door Karri, R.

Lowering power consumption in concurrent checkers via input ordering. door Mohanram, K.

A self-tuning DVS processor using delay-error detection and correction. door Das, S.

An 8 Gb/s/pin 9.6 ns Row-Cycle 288 Mb Deca-Data Rate SDRAM With an I door Kim, K.-h

Nonlinear dynamic data reconciliation and bias estimation of process measurements in an adiabatic stirred-tank reactor door Pilario, Karl Ezra S.

Also available online for University of the Philippines Diliman. Click here

The design and performance of a neural network for predicting turbo decoding error with application to hybrid ARQ protocols. door Buckley, M.E