System Verilog assertions and functional coverage guide to language, methodology and applications 著者: Mehta, Ashok B.

Available for University of the Philippines Diliman via SpringerLink. Click here to access
Also available remotely for University of the Philippines Diliman via SpringerLink. Click here to access thru EZproxy

SystemVerilog assertions and functional coverage guide to language, methodology and applications 著者: Mehta, Ashok B.

Available for University of the Philippines System via SpringerLink. Click here to access
Also available remotely for University of the Philippines System via SpringerLink. Click here to access thru EZproxy

High speed digital design design of high speed interconnects and signaling 著者: Zhang, Hanqiao, Krooswyk, Steven, Ou, Zhe-Yu Jeff

Arithmetic optimization techniques for hardware and software design 著者: Kastner, Ryan

Finite state machine datapath design, optimization, and implementation 著者: Davis, Justin S. 1975-

High-speed digital system design 著者: Davis, Justin S. 1975-

Designing digital computer systems with Verilog 著者: Lilja, David J.

Starter's guide to Verilog 2001 著者: Ciletti, Michael D.

High speed digital system design a handbook of interconnect theory and design practices 著者: Hall, Stephen H.

Verilog digital system design 著者: Navabi, Zainalabedin