Mostra 1 - 10 risultati di 11 ricerca '"Timing analysis."', tempo di risposta: 0,02s Raffina i risultati
  1. 1

    Phase-time analysis of the leakage impulse current of faulty line-post pin insulators. di Kim, C.J

    Articolo

    Phase-time analysis of the leakage impulse current of faulty line-post pin insulators.
  2. 2

    Impact of on-chip interconnect frequency-dependent R(f)L(f) on digital and RF design. di Yu Cao

    Articolo

    Impact of on-chip interconnect frequency-dependent R(f)L(f) on digital and RF design.
  3. 3

    Designing an asynchronous microcontroller using Pipefitter. di Blunno, I.

    Articolo

    Designing an asynchronous microcontroller using Pipefitter.
  4. 4

    Modeling subthreshold SOI logic for static timing analysis. di Valentian, A.

    Articolo

    Modeling subthreshold SOI logic for static timing analysis.
  5. 5

    Loop-based interconnect modeling and optimization approach for multigigahertz clock network design. di Xuejue Huang

    Articolo

    Loop-based interconnect modeling and optimization approach for multigigahertz clock network design.
  6. 6

    Efficient asynchronous bundled-data pipelines for DCT matrix-vector multiplication. di Tugsinavisut, S.

    Articolo

    Efficient asynchronous bundled-data pipelines for DCT matrix-vector multiplication.
  7. 7

    Compositional schedulability analysis of real-time systems using time Petri nets. di Dianxiang Xu

    Articolo

    Compositional schedulability analysis of real-time systems using time Petri nets.
  8. 8

    Timing constraints for domino logic gates with timing-dependent keepers. di Seong-Ook Jung

    Articolo

    Timing constraints for domino logic gates with timing-dependent keepers.
  9. 9

    Pattern generation for delay testing and dynamic timing analysis considering power-supply noise effects. di Krstic, A.

    Articolo

    Pattern generation for delay testing and dynamic timing analysis considering power-supply noise effects.
  10. 10

    Linearization of the timing analysis and optimization of level-sensitive digital synchronous circuits. di Taskin, B.

    Articolo

    Linearization of the timing analysis and optimization of level-sensitive digital synchronous circuits.

Strumenti per la ricerca: