-
1
SOC test planning using virtual test access architectures.
Pubblicato in IEEE Transactions on VLSI systemsArticolo -
2
-
3
Low-power scan design using first-level supply gating.
Pubblicato in IEEE Transactions on VLSI systemsArticolo