Mostra 1 - 4 risultati di 4 ricerca '"CMOS standard cell."', tempo di risposta: 0,02s Raffina i risultati
  1. 1

    Area-efficient high-throughput MAP decoder architectures. di Seok-Jun Lee

    Articolo

    Area-efficient high-throughput MAP decoder architectures.
  2. 2

    Design and performance testing of a 2.29-GB di Verbauwhede, I.

    Articolo

    Design and performance testing of a 2.29-GB
  3. 3

    A 10-Gbps full-AES crypto design with a twisted BDD S-Box architecture. di Morioka, S.

    Articolo

    A 10-Gbps full-AES crypto design with a twisted BDD S-Box architecture.
  4. 4

    High-performance VLSI architecture of adaptive decision feedback equalizer based on predictive parallel branch slicer (PPBS) scheme. di Meng-Da Yang

    Articolo

    High-performance VLSI architecture of adaptive decision feedback equalizer based on predictive parallel branch slicer (PPBS) scheme.

Strumenti per la ricerca: