ASIC design and synthesis RTL design using Verilog מאת Taraate, Vaibbhav

Also available remotely for the University of the Philippines System via SpringerLink. Click here to access thru EZproxy
Available for University of the Philippines System via SpringerLink. Click here to access

ASIC/SoC functional design verification a comprehensive guide to technologies and methodologies מאת Mehta, Ashok B.

Available for University of the Philippines System via SpringerLink. Click here to access
Also available remotely for University of the Philippines System via SpringerLink. Click here to access thru EZproxy

PLD based design with VHDL RTL design, synthesis and implementation מאת Taraate, Vaibbhav

Available for University of the Philippines Diliman via SpringerLink. Click here to access
Also available remotely for University of the Philippines Diliman via SpringerLink. Click here to access thru EZproxy

Model generation in electronic design

Logic design for array-based circuits a structured design methodology מאת White, Donnamaie E. 1942-

Available for University of the Philippines System via ScienceDirect. Click here to access
Also available remotely for University of the Philippines System via ScienceDirect. Click here to access thru EZproxy

Successful ASIC design the first time through מאת Huber, John P.

Non-RAM-based architectural designs of wavelet-based digital systems based on novel nonlinear I מאת Dongming Peng