Näytetään 1 - 10 yhteensä 12 tuloksesta haulle '"Propagation delay."', hakuaika: 0,02s Tarkenna hakua
  1. 1

    Feedback-based flow control of B-ISDN Tekijä Pazhyannur, R.S

    Artikkeli

    Feedback-based flow control of B-ISDN
  2. 2

    A new feedback congestion control policy for long propagation delays. Tekijä Iliadis, I.

    Artikkeli

    A new feedback congestion control policy for long propagation delays.
  3. 3

    Design of a low power wide-band high resolution programmable frequency divider. Tekijä Yu, X.P

    Artikkeli

    Design of a low power wide-band high resolution programmable frequency divider.
  4. 4

    Definition and performance analysis of a simple, ABR-like congestion control scheme for satellite ATM networks with guaranteed loss performance. Tekijä Baiocchi, A.

    Artikkeli

    Definition and performance analysis of a simple, ABR-like congestion control scheme for satellite ATM networks with guaranteed loss performance.
  5. 5

    Optimization of connection-oriented, mobile, hybrid network systems. Tekijä ElBatt, T.A

    Artikkeli

    Optimization of connection-oriented, mobile, hybrid network systems.
  6. 6

    A new blind identification method for DS-CDMA systems with antenna array under multipath fading. Tekijä Xiang Yu

    Artikkeli

    A new blind identification method for DS-CDMA systems with antenna array under multipath fading.
  7. 7

    Shielding effect of on-chip interconnect inductance. Tekijä El-Moursy, M.A

    Artikkeli

    Shielding effect of on-chip interconnect inductance.
  8. 8

    Pattern generation for delay testing and dynamic timing analysis considering power-supply noise effects. Tekijä Krstic, A.

    Artikkeli

    Pattern generation for delay testing and dynamic timing analysis considering power-supply noise effects.
  9. 9

    Coding for system-on-chip networks a unified framework. Tekijä Sridhara, S.R

    Artikkeli

    Coding for system-on-chip networks a unified framework.
  10. 10

    A 10-Gbps full-AES crypto design with a twisted BDD S-Box architecture. Tekijä Morioka, S.

    Artikkeli

    A 10-Gbps full-AES crypto design with a twisted BDD S-Box architecture.

Työkalut: