-
1
-
2
-
3
-
4
-
5
Equalization and clock recovery for a 2.5-10-Gb/s 2-PAM
Argitaratua izan da IEEE Journal of solid state circuitsArtikulua