Erakusten 1 - 1 emaitzak -- 1 bilaketa honetara '"Parallel nested multiplexer loops."', Bilaketaren denbora: 0,39s Findu emaitzak
  1. 1

    Design of multigigabit multiplexer-loop-based decision feedback equalizers. nork Parhi, K.K

    Argitaratua izan da IEEE Transactions on VLSI systems
    Artikulua

    Design of multigigabit multiplexer-loop-based decision feedback equalizers.

Bilaketa egiteko lanabesak: