Dangos 1 - 4 canlyniadau o 4 ar gyfer chwilio '"CMOS standard cell."', amser ymholiad: 0.02e Mireinio'r Canlyniadau
  1. 1

    Area-efficient high-throughput MAP decoder architectures. gan Seok-Jun Lee

    Erthygl

    Area-efficient high-throughput MAP decoder architectures.
  2. 2

    Design and performance testing of a 2.29-GB gan Verbauwhede, I.

    Erthygl

    Design and performance testing of a 2.29-GB
  3. 3

    A 10-Gbps full-AES crypto design with a twisted BDD S-Box architecture. gan Morioka, S.

    Erthygl

    A 10-Gbps full-AES crypto design with a twisted BDD S-Box architecture.
  4. 4

    High-performance VLSI architecture of adaptive decision feedback equalizer based on predictive parallel branch slicer (PPBS) scheme. gan Meng-Da Yang

    Erthygl

    High-performance VLSI architecture of adaptive decision feedback equalizer based on predictive parallel branch slicer (PPBS) scheme.

Offerynnau Chwilio: