Zobrazuji výsledky 1 - 10 z 21 pro vyhledávání '', doba hledání: 0,02 s. Upřesnit hledání
  1. 1

    Implementation of local voltage dithering on the ARM7 microprocessor in a 90nm CMOS process Autor Cada, Mark Angelo A.

    Vydáno 2011
    Diplomová práce

    Implementation of local voltage dithering on the ARM7 microprocessor in a 90nm CMOS process
  2. 2

    A USB 2.0 controller for an ARM7TDM-S processor implemented in FPGA Autor Difuntorum, John Keithley L.

    Vydáno 2011
    Diplomová práce

    A USB 2.0 controller for an ARM7TDM-S processor implemented in FPGA
  3. 3

    SCARM a memory simulator with a compiler-assembler for the 32-bit ARM7 microprocessor Autor Barahan, Nicole John Antonio

    Vydáno 2011
    Diplomová práce

    SCARM a memory simulator with a compiler-assembler for the 32-bit ARM7 microprocessor
  4. 4

    Design and implementation of a 32-Bit dual core capable DLX microprocessor with single-level cache Autor Dioquino, Darryl Aldrin M.

    Vydáno 2007
    Diplomová práce

    Design and implementation of a 32-Bit dual core capable DLX microprocessor with single-level cache
  5. 5

    C compiler back end for the 32-bit dual core capable DLX microprocessor Autor Ostrea, Allan Michael M.

    Vydáno 2007
    Diplomová práce

    C compiler back end for the 32-bit dual core capable DLX microprocessor
  6. 6

    A study of floating-point architectures for pipelined RISC processors Autor Reyes, Joy Alinda P.

    Vydáno 2005
    Diplomová práce

    A study of floating-point architectures for pipelined RISC processors
  7. 7

    A study of selective power-down techniques for low-power RISC microprocessor design Autor Khalid, Sihawi Abdulhamid

    Vydáno 2004
    Diplomová práce

    A study of selective power-down techniques for low-power RISC microprocessor design
  8. 8

    A study of selective power-down optimization techniques for low-power integrated RISC execution unit design Autor Bantug, Arianne Contemprato

    Vydáno 2003
    Diplomová práce

    A study of selective power-down optimization techniques for low-power integrated RISC execution unit design
  9. 9

    A study of data transfer mechanisms in a RISC microprocessor augmented with a tightly coupled reconfigurable processing element (RPE) Autor Alarcon, Louis Poblete

    Vydáno 2002
    Diplomová práce

    A study of data transfer mechanisms in a RISC microprocessor augmented with a tightly coupled reconfigurable processing element (RPE)
  10. 10

    32-bit pipelined RISC microprocessor Autor Lee, Leonard

    Článek

    32-bit pipelined RISC microprocessor

Vyhledávací nástroje: