Отображение 1 - 9 результаты of 9 для поиска '', время запроса: 0.01сек. Отмена результатов
  1. 1

    Less-reused filtering and live time prediction in multi-core processors with a shared L2 cache по Dioquino, Darryl Aldrin M.

    Опубликовано 2013
    Диссертация

    Less-reused filtering and live time prediction in multi-core processors with a shared L2 cache
  2. 2

    A study of snoopy cache coherence protocols for dual processor systems по Fernandez, Edward Bryann C.

    Опубликовано 2007
    Диссертация

    A study of snoopy cache coherence protocols for dual processor systems
  3. 3

    A study of translation look aside buffer structures for low power consumption по Ballesil, Anastacia P.

    Опубликовано в: Philippine Engineering Journal (2007)
    Статья

    A study of translation look aside buffer structures for low power consumption
  4. 4

    The Cache-coherence problem in shared-memory multiprocessors hardware solutions

    Опубликовано 1993
    ‌

    The Cache-coherence problem in shared-memory multiprocessors hardware solutions
  5. 5

    Cache and interconnect architectures in multiprocessors

    Опубликовано 1990
    ‌

    Cache and interconnect architectures in multiprocessors
  6. 6

    Address scalability bottlenecks with distributed caching. по Khan, Iqbal

    Опубликовано в: MSDN magazine
    Статья

    Address scalability bottlenecks with distributed caching.
  7. 7

    A study of cache sub-ranking and block buffering as power reduction techniques for multiprocessor cache design по Zarsuela, Jestoni V.

    Диссертация

    A study of cache sub-ranking and block buffering as power reduction techniques for multiprocessor cache design
  8. 8

    RT-CaCC towards a cache-aware congestion control mechanism in wireless sensor networks по Alipio, Melchizedek I.

    Диссертация

    RT-CaCC towards a cache-aware congestion control mechanism in wireless sensor networks
  9. 9

    Implementation of a 32-bit dual core ARM7 microprocessor with split-private level one cache and shared level two data cache по Alidio, Lianne

    Диссертация

    Implementation of a 32-bit dual core ARM7 microprocessor with split-private level one cache and shared level two data cache

Инструменты поиска: