Mostrando 1 - 9 resultados de 9 para a busca '', tempo de busca: 0.01s Refinar Resultados
  1. 1

    Less-reused filtering and live time prediction in multi-core processors with a shared L2 cache por Dioquino, Darryl Aldrin M.

    Publicado em 2013
    Tese

    Less-reused filtering and live time prediction in multi-core processors with a shared L2 cache
  2. 2

    A study of snoopy cache coherence protocols for dual processor systems por Fernandez, Edward Bryann C.

    Publicado em 2007
    Tese

    A study of snoopy cache coherence protocols for dual processor systems
  3. 3

    A study of translation look aside buffer structures for low power consumption por Ballesil, Anastacia P.

    Publicado no Philippine Engineering Journal (2007)
    Artigo

    A study of translation look aside buffer structures for low power consumption
  4. 4

    The Cache-coherence problem in shared-memory multiprocessors hardware solutions

    Publicado em 1993
    Livro

    The Cache-coherence problem in shared-memory multiprocessors hardware solutions
  5. 5

    Cache and interconnect architectures in multiprocessors

    Publicado em 1990
    Livro

    Cache and interconnect architectures in multiprocessors
  6. 6

    Address scalability bottlenecks with distributed caching. por Khan, Iqbal

    Publicado no MSDN magazine
    Artigo

    Address scalability bottlenecks with distributed caching.
  7. 7

    A study of cache sub-ranking and block buffering as power reduction techniques for multiprocessor cache design por Zarsuela, Jestoni V.

    Tese

    A study of cache sub-ranking and block buffering as power reduction techniques for multiprocessor cache design
  8. 8

    RT-CaCC towards a cache-aware congestion control mechanism in wireless sensor networks por Alipio, Melchizedek I.

    Tese

    RT-CaCC towards a cache-aware congestion control mechanism in wireless sensor networks
  9. 9

    Implementation of a 32-bit dual core ARM7 microprocessor with split-private level one cache and shared level two data cache por Alidio, Lianne

    Tese

    Implementation of a 32-bit dual core ARM7 microprocessor with split-private level one cache and shared level two data cache

Ferramentas de busca: