検索結果 1 - 8 結果 / 8 検索語 '', 処理時間: 0.02秒 結果の絞り込み
  1. 1

    Less-reused filtering and live time prediction in multi-core processors with a shared L2 cache 著者: Dioquino, Darryl Aldrin M.

    出版事項 2013
    学位論文

    Less-reused filtering and live time prediction in multi-core processors with a shared L2 cache
  2. 2

    A study of snoopy cache coherence protocols for dual processor systems 著者: Fernandez, Edward Bryann C.

    出版事項 2007
    学位論文

    A study of snoopy cache coherence protocols for dual processor systems
  3. 3

    A study of translation look aside buffer structures for low power consumption 著者: Ballesil, Anastacia P.

    論文

    A study of translation look aside buffer structures for low power consumption
  4. 4

    The Cache-coherence problem in shared-memory multiprocessors hardware solutions

    出版事項 1993
    図書

    The Cache-coherence problem in shared-memory multiprocessors hardware solutions
  5. 5

    Cache and interconnect architectures in multiprocessors

    出版事項 1990
    図書

    Cache and interconnect architectures in multiprocessors
  6. 6

    A study of cache sub-ranking and block buffering as power reduction techniques for multiprocessor cache design 著者: Zarsuela, Jestoni V.

    学位論文

    A study of cache sub-ranking and block buffering as power reduction techniques for multiprocessor cache design
  7. 7

    RT-CaCC towards a cache-aware congestion control mechanism in wireless sensor networks 著者: Alipio, Melchizedek I.

    学位論文

    RT-CaCC towards a cache-aware congestion control mechanism in wireless sensor networks
  8. 8

    Implementation of a 32-bit dual core ARM7 microprocessor with split-private level one cache and shared level two data cache 著者: Alidio, Lianne

    学位論文

    Implementation of a 32-bit dual core ARM7 microprocessor with split-private level one cache and shared level two data cache

検索ツール: