Mostra 1 - 9 risultati di 9 ricerca '', tempo di risposta: 0,01s Raffina i risultati
  1. 1

    Less-reused filtering and live time prediction in multi-core processors with a shared L2 cache di Dioquino, Darryl Aldrin M.

    Pubblicazione 2013
    Tesi

    Less-reused filtering and live time prediction in multi-core processors with a shared L2 cache
  2. 2

    A study of snoopy cache coherence protocols for dual processor systems di Fernandez, Edward Bryann C.

    Pubblicazione 2007
    Tesi

    A study of snoopy cache coherence protocols for dual processor systems
  3. 3

    A study of translation look aside buffer structures for low power consumption di Ballesil, Anastacia P.

    Pubblicato in Philippine Engineering Journal (2007)
    Articolo

    A study of translation look aside buffer structures for low power consumption
  4. 4

    The Cache-coherence problem in shared-memory multiprocessors hardware solutions

    Pubblicazione 1993
    Libro

    The Cache-coherence problem in shared-memory multiprocessors hardware solutions
  5. 5

    Cache and interconnect architectures in multiprocessors

    Pubblicazione 1990
    Libro

    Cache and interconnect architectures in multiprocessors
  6. 6

    Address scalability bottlenecks with distributed caching. di Khan, Iqbal

    Pubblicato in MSDN magazine
    Articolo

    Address scalability bottlenecks with distributed caching.
  7. 7

    A study of cache sub-ranking and block buffering as power reduction techniques for multiprocessor cache design di Zarsuela, Jestoni V.

    Tesi

    A study of cache sub-ranking and block buffering as power reduction techniques for multiprocessor cache design
  8. 8

    RT-CaCC towards a cache-aware congestion control mechanism in wireless sensor networks di Alipio, Melchizedek I.

    Tesi

    RT-CaCC towards a cache-aware congestion control mechanism in wireless sensor networks
  9. 9

    Implementation of a 32-bit dual core ARM7 microprocessor with split-private level one cache and shared level two data cache di Alidio, Lianne

    Tesi

    Implementation of a 32-bit dual core ARM7 microprocessor with split-private level one cache and shared level two data cache

Strumenti per la ricerca: