Showing 1 - 8 results of 8 for search '', query time: 0.01s Refine Results
  1. 1

    Less-reused filtering and live time prediction in multi-core processors with a shared L2 cache by Dioquino, Darryl Aldrin M.

    Published 2013
    Thesis

    Less-reused filtering and live time prediction in multi-core processors with a shared L2 cache
  2. 2

    A study of snoopy cache coherence protocols for dual processor systems by Fernandez, Edward Bryann C.

    Published 2007
    Thesis

    A study of snoopy cache coherence protocols for dual processor systems
  3. 3

    A study of translation look aside buffer structures for low power consumption by Ballesil, Anastacia P.

    Published in Philippine Engineering Journal (2007)
    Article

    A study of translation look aside buffer structures for low power consumption
  4. 4

    The Cache-coherence problem in shared-memory multiprocessors hardware solutions

    Published 1993
    Book

    The Cache-coherence problem in shared-memory multiprocessors hardware solutions
  5. 5

    Cache and interconnect architectures in multiprocessors

    Published 1990
    Book

    Cache and interconnect architectures in multiprocessors
  6. 6

    A study of cache sub-ranking and block buffering as power reduction techniques for multiprocessor cache design by Zarsuela, Jestoni V.

    Thesis

    A study of cache sub-ranking and block buffering as power reduction techniques for multiprocessor cache design
  7. 7

    RT-CaCC towards a cache-aware congestion control mechanism in wireless sensor networks by Alipio, Melchizedek I.

    Thesis

    RT-CaCC towards a cache-aware congestion control mechanism in wireless sensor networks
  8. 8

    Implementation of a 32-bit dual core ARM7 microprocessor with split-private level one cache and shared level two data cache by Alidio, Lianne

    Thesis

    Implementation of a 32-bit dual core ARM7 microprocessor with split-private level one cache and shared level two data cache

Search Tools: