يعرض 1 - 9 نتائج من 9 نتيجة بحث عن '', وقت الاستعلام: 0.01s تنقيح النتائج
  1. 1

    Less-reused filtering and live time prediction in multi-core processors with a shared L2 cache حسب Dioquino, Darryl Aldrin M.

    منشور في 2013
    أطروحة

    Less-reused filtering and live time prediction in multi-core processors with a shared L2 cache
  2. 2

    A study of snoopy cache coherence protocols for dual processor systems حسب Fernandez, Edward Bryann C.

    منشور في 2007
    أطروحة

    A study of snoopy cache coherence protocols for dual processor systems
  3. 3

    A study of translation look aside buffer structures for low power consumption حسب Ballesil, Anastacia P.

    الحاوية / القاعدة Philippine Engineering Journal (2007)
    مقال

    A study of translation look aside buffer structures for low power consumption
  4. 4

    The Cache-coherence problem in shared-memory multiprocessors hardware solutions

    منشور في 1993
    كتاب

    The Cache-coherence problem in shared-memory multiprocessors hardware solutions
  5. 5

    Cache and interconnect architectures in multiprocessors

    منشور في 1990
    كتاب

    Cache and interconnect architectures in multiprocessors
  6. 6

    Address scalability bottlenecks with distributed caching. حسب Khan, Iqbal

    الحاوية / القاعدة MSDN magazine
    مقال

    Address scalability bottlenecks with distributed caching.
  7. 7

    A study of cache sub-ranking and block buffering as power reduction techniques for multiprocessor cache design حسب Zarsuela, Jestoni V.

    أطروحة

    A study of cache sub-ranking and block buffering as power reduction techniques for multiprocessor cache design
  8. 8

    RT-CaCC towards a cache-aware congestion control mechanism in wireless sensor networks حسب Alipio, Melchizedek I.

    أطروحة

    RT-CaCC towards a cache-aware congestion control mechanism in wireless sensor networks
  9. 9

    Implementation of a 32-bit dual core ARM7 microprocessor with split-private level one cache and shared level two data cache حسب Alidio, Lianne

    أطروحة

    Implementation of a 32-bit dual core ARM7 microprocessor with split-private level one cache and shared level two data cache

أدوات البحث: