APA-viite (7. p.)

Champac, V., & Garcia Gervacio, J. (2018). Timing performance of nanometer digital circuits under process variations. Springer International Publishing. https://doi.org/10.1007/978-3-319-75465-9

Chicago-viite (17. p.)

Champac, Victor, ja Jose Garcia Gervacio. Timing Performance of Nanometer Digital Circuits Under Process Variations. Cham: Springer International Publishing, 2018. https://doi.org/10.1007/978-3-319-75465-9.

MLA-viite (9. p.)

Champac, Victor, ja Jose Garcia Gervacio. Timing Performance of Nanometer Digital Circuits Under Process Variations. Springer International Publishing, 2018. https://doi.org/10.1007/978-3-319-75465-9.

Varoitus: Nämä viitteet eivät aina ole täysin luotettavia.