Crosstalk noise reduction in synthesized digital logic circuits.
As CMOS technology scales into the deep submicrometer regime, digital noise is becoming a metric of importance comparable to area, timing, and power, for analysis and design of CMOS VLSI systems. Noise has two detrimental effects in digital circuits: First, it can destroy logical information carried...
| Published in: | IEEE Transactions on VLSI systems 11, 6 (2003). |
|---|---|
| Main Author: | |
| Format: | Article |
| Language: | English |
| Subjects: |