Leakage current reduction in CMOS VLSI circuits by input vector control.

The first part of this paper describes two runtime mechanisms for reducing the leakage current of a CMOS circuit. In both cases, it is assumed that the system or environment produces a "sleep" signal that can be used to indicate that the circuit is in a standby mode. In the first method, t...

وصف كامل

التفاصيل البيبلوغرافية

الحاوية / القاعدة:	IEEE Transactions on VLSI systems 12, 2 (2004).
المؤلف الرئيسي:	Abdollahi, A.
التنسيق:	مقال
اللغة:	الإنجليزية
الموضوعات:	CMOS VLSI circuits. MCNC91 benchmark. Combinational circuits. Flip-flops. Input vector control. Internal signals controllability. Leakage current reduction. Low power design. Minimum leakage vector. Runtime mechanisms. Scan registers. Sequential circuit. Stack effect.