Designing an asynchronous microcontroller using Pipefitter.

This paper discusses how Pipefitter, a tool chain that implements a fully automated synthesis flow for asynchronous circuits, can be used to design a simple asynchronous microcontroller. The use of register transfer level (RTL)-like Verilog hardware description languages (HDL) as the input format ma...

詳細記述

書誌詳細
出版年:	IEEE Transactions on VLSI systems 12, 7 (2004).
第一著者:	Blunno, I.
フォーマット:	論文
言語:	English
主題:	HDL. Application specific integrated circuit. Asynchronous circuit. Asynchronous microcontroller. Automated insertion. Design flow. Genetic algorithm. Logic design. Matched delay. Multiplexer optimization. Pipefitter. Register transfer level. Standard cell based layout tool. State of the art. Synchronous RTL. Timing analysis. Verilog hardware description languages.