Variable precision arithmetic circuits for FPGA-based multimedia processors.
This brief describes new efficient variable precision arithmetic circuits for field programmable gate array (FPGA)-based processors. The proposed circuits can adapt themselves to different data word lengths, avoiding time and power consuming reconfiguration. This is made possible thanks to the intro...
| Опубликовано в:: | IEEE Transactions on VLSI systems 12, 9 (2004). |
|---|---|
| Главный автор: | |
| Формат: | Статья |
| Язык: | English |
| Предметы: |