Error-correction and crosstalk avoidance in DSM busses.
Aggressive process scaling and increasing clock rates have made crosstalk noise an important issue in VLSI design. Switching on long, adjacent bus wires can lead to timing violations and logic faults. At the same time, system-level interconnects have also become more susceptible to other less predic...
Published in: | IEEE Transactions on VLSI systems 12, 10 (2004). |
---|---|
Main Author: | |
Format: | Article |
Language: | English |
Subjects: |