Characterization and modeling of run-time techniques for leakage power reduction.

While some leakage power reduction techniques require modification of the process technology, others are based on circuit-level optimizations and are applied at run-time. We focus our study on the latter and compare three techniques: input vector control, body bias control, and power supply gating....

全面介绍

书目详细资料

发表在:	IEEE Transactions on VLSI systems 12, 11 (2004).
主要作者:	Yuh-Fang Tsai
格式:	文件
语言:	English
主题:	Body bias control. Circuit level optimization. Datapath logic. Input vector control. Leakage control mechanisms. Leakage power reduction. Memory structures. Potential leakage reduction. Power supply gating. Run time technique modeling.