Yiran Chen. Current demand balancing: A technique for minimization of current surge in high performance clock-gated microprocessors. IEEE Transactions on VLSI systems.
शिकागो शैली (17वां संस्करण) प्रशस्ति पत्रYiran Chen. "Current Demand Balancing: A Technique for Minimization of Current Surge in High Performance Clock-gated Microprocessors." IEEE Transactions on VLSI Systems .
एमएलए (9वां संस्करण) प्रशस्ति पत्रYiran Chen. "Current Demand Balancing: A Technique for Minimization of Current Surge in High Performance Clock-gated Microprocessors." IEEE Transactions on VLSI Systems, .
चेतावनी: ये उद्धरण हमेशा 100% सटीक नहीं हो सकते हैं.