Parallel interleaver design and VLSI architecture for low-latency MAP turbo decoders.

Parallel interleaver design and VLSI architecture for low-latency MAP turbo decoders.

Standard VLSI implementations of turbo decoding require substantial memory and incur a long latency, which cannot be tolerated in some applications. A parallel VLSI architecture for low-latency turbo decoding, comprising multiple single-input single-output (SISO) elements, operating jointly on one t...

Descrizione completa

Dettagli Bibliografici
Pubblicato in:IEEE Transactions on VLSI systems 13, 4 (2005).
Autore principale: Dobkin, R.
Natura: Articolo
Lingua:English
Soggetti:
VLSI implementations.
Coding gain.
Error correction performance.
Latency reduction.
Low-latency MAP turbo decoders.
Maximum a posteriori algorithm.
Multiple single-input single-output.
Parallel VLSI architecture.
Parallel interleaver.
Sequential architectures.