レコードをメール: Parallel interleaver design and VLSI architecture for low-latency MAP turbo decoders.

TUKLAS: UP Libraries' Resource Discovery Tool
 Copyright © 2020-2021. The University Library, University of the Philippines Diliman