Email Record: Parallel interleaver design and VLSI architecture for low-latency MAP turbo decoders.