Fast factorization architecture in soft-decision Reed-Solomon decoding.

Reed-Solomon (RS) codes are among the most widely utilized block error-correcting codes in modern communication and computer systems. Compared to its hard-decision counterpart, soft-decision decoding offers considerably higher error-correcting capability. The recent development of soft-decision RS d...

Disgrifiad llawn

Manylion Llyfryddiaeth
Cyhoeddwyd yn:	IEEE Transactions on VLSI systems 13, 4 (2005).
Prif Awdur:	Xinmiao Zhang
Fformat:	Erthygl
Iaith:	English
Pynciau:	Chien search. Guruswami-Sudan algorithm. Koetter-Vardy algorithm. Reed-Solomon codes. VLSI architecture. Code length. Coding gain. Computer systems. Decoding latency. Error-correcting codes. Factorization step. Fast factorization architecture. Hardware implementations. High-rate RS codes. Modern communication. Polynomial complexity. Root-order prediction. Soft-decision Reed-Solomon decoding.