Chattopadhyay, A. GALDS: A complete framework for designing multiclock ASICs and SoCs. IEEE Transactions on VLSI systems.
Style de citation Chicago (17e éd.)Chattopadhyay, A. "GALDS: A Complete Framework for Designing Multiclock ASICs and SoCs." IEEE Transactions on VLSI Systems .
Style de citation MLA (9e éd.)Chattopadhyay, A. "GALDS: A Complete Framework for Designing Multiclock ASICs and SoCs." IEEE Transactions on VLSI Systems, .
Attention : ces citations peuvent ne pas être correctes à 100%.