Efficient reconfigurable techniques for VLSI arrays with 6-port switches.

Efficient reconfigurable techniques for VLSI arrays with 6-port switches.

This paper proposes an efficient techniques to reconfigure a two-dimensional degradable very large scale integration/wafer scale integration (VLSI/WSI) array under the row and column routing constraints, which has been shown to be NP-complete. The proposed VLSI/WSI array consists of identical proces...

全面介紹

書目詳細資料
發表在:IEEE Transactions on VLSI systems 13, 8 (2005).
主要作者: Wu Jigang
格式: Article
語言:English
主題:
4-port switch.
6-port switch.
NP-complete.
VLSI routing.
VLSI structure.
VLSI/WSI array.
Compensation approach.
Fault processing element.
Fault-tolerance.
Greedy rerouting algorithm.
Identical processing element.
Very large scale integration.
Wafer scale integration.